

Training Opportunity for Portuguese Trainees

Reference	Title	Duty Station
PT-2014-TEC-SWS	Multicore / Processor emulation for future Flight SW verification needs	ESTEC
http://www.esa.int/Ou division covers verifica software technology fo spacecraft systems an equipment, testbenche	nit missions: division has the responsibility in domain of softw <u>ation and validation techniques for checking missi</u> or flight as well as ground systems, real-time softw d payloads; ground facilities software, including e es, databases and simulation and modelling tools; ing all ESA satellite projects in the above domains	ns In particular the ion-critical software, ware embedded in electrical ground support
	eld of activity proposed:	5.
	Spacecraft Flight Software, Software Validation Fa	
	stems Section offer a training opportunity within; croProcessor (NGMP) emulation technology s	
missions, the SPARC L architecture in Space of maturity with the achie (http://microelectronic A fundamental tool, wi Validation Facility (SVF providing the correct s with a detailed emulat Closely related with th continuous process. T enhancement or additi Therefore, the foresee technology needed to Different solutions can performances and cost the VHDL of the real H accuracy regarding fur technology. On the oth compiled dynamically,	hen comes the moment of validation the flight SW). It supports the validation of all the typical on-the imulating environment. Between all the compone or of the On-Board Computer, which is typically the e state of the art in Space Systems, the SVF evolu- his implies the inclusion of support for new micro-	use of multicore project passed recently to V, is the Software board software elements, ents, the SVF is equipped he core element. ution needs to be a processors and ss the background en accuracy, the emulator is based on will maintain full es to the available t process instructions are use of lesser accuracy.
accuracy and performa Preliminary options are 1. HW emulation additional cont 2. HW emulation		ated processor and ce FPGA.



- 3. HW emulation based on NGMP ASIC DSU3, where the additional control logic is represented by the LEON4 embedded Debug Support Unit of the real NGMP chip.
- 4. HW emulation based on OpenSPARC multicore host, where a high performance SPARC workstation is used to emulate the NGMP chip.

Trade-off 2: dynamic translation (or similar) technology for a SW emulator faster-than-real-time.

Possible starting products are:

- a) SIMICS.
- b) PQEMU.
- c) QERx.
- d) Spacebel emulator.

For all options, performances, accuracy, HW design choices, SW support and recurrent costs shall be taken into account in the trade-off.

Depending on the duration of the contract and the technical background, the candidate shall perform one or both trade-offs.

Once the trade-off phase is complete, the candidate shall focus on the prototyping on the selected options.

Required Education:

Applicants should have just completed, or be in their final year of a University course at Masters Level (or equivalent) in a technical or scientific discipline.

Applicants should have good interpersonal and communication skills and should be able to work in a multi-cultural environment, both independently and as part of a team.

Applicants must be fluent in English and/or French, the working languages of the Agency.