

Training Opportunity for Portuguese Trainees

Reference	Title	Duty Station
PT-2015-TEC-SWS(1)	Multicore / Processor emulation for future Flight SW verification needs	ESTEC
http://www.esa.int/Our division covers verification software technology for fl spacecraft systems and p equipment, testbenches,	t missions: vision has the responsibility in domain of softw. Activities/Space_Engineering/Software_System on and validation techniques for checking missi ight as well as ground systems, real-time softw ayloads; ground facilities software, including e databases and simulation and modelling tools; all ESA satellite projects in the above domains	ns In particular the ion-critical software, ware embedded in electrical ground support
Overview of the field	l of activity proposed:	
	cecraft Flight Software, Software Validation Fa ms Section offer a training opportunity within;	
	Processor (NGMP) emulation technology s	
missions, the SPARC LEO architecture in Space env maturity with the achieve (http://microelectronics.e A fundamental tool, when Validation Facility (SVF). providing the correct simu with a detailed emulator of Closely related with the si- continuous process. This enhancement or addition Therefore, the foreseen a technology needed to dev Different solutions can be performances and costs. the VHDL of the real HW to accuracy regarding functi- technology. On the other compiled dynamically, allo	a comes the moment of validation the flight SW It supports the validation of all the typical on-to- ulating environment. Between all the compone of the On-Board Computer, which is typically the tate of the art in Space Systems, the SVF evolu- implies the inclusion of support for new micro- of support tools. rrive of the NGMP requires to survey and assess	use of multicore project passed recently to V, is the Software board software elements, ents, the SVF is equipped he core element. ution needs to be a processors and ss the background en accuracy, the emulator is based on will maintain full es to the available t process instructions are se of lesser accuracy.
accuracy and performance Preliminary options are: 1. HW emulation base additional control 2. HW emulation base	rdware acceleration technology for a HW/SW e e. sed on FPGA System on Chip, where the emula logic are deployed on a single high performanc sed on FPGA + NGMP ASIC, where the addition GA and interfaces with the real NGMP chip.	ated processor and ce FPGA.



- 3. HW emulation based on NGMP ASIC DSU3, where the additional control logic is represented by the LEON4 embedded Debug Support Unit of the real NGMP chip.
- 4. HW emulation based on OpenSPARC multicore host, where a high performance SPARC workstation is used to emulate the NGMP chip.

Trade-off 2: dynamic translation (or similar) technology for a SW emulator faster-than-real-time.

Possible starting products are:

- a) SIMICS.
- b) PQEMU.
- c) QERx.
- d) Spacebel emulator.

For all options, performances, accuracy, HW design choices, SW support and recurrent costs shall be taken into account in the trade-off.

Depending on the duration of the contract and the technical background, the candidate shall perform one or both trade-offs.

Once the trade-off phase is complete, the candidate shall focus on the prototyping on the selected options.

Required Education:

Applicants should have just completed, or be in their final year of a University course at Masters Level (or equivalent) in a technical or scientific discipline.

Applicants should have good interpersonal and communication skills and should be able to work in a multi-cultural environment, both independently and as part of a team.

Applicants must be fluent in English and/or French, the working languages of the Agency.