

Sample Project: ASIC Design engineer for the CMS GEM front-end electronics.

Code	PH2462
Programme	FCT
Department	PH
Responsible	24810 - Mr. Philippe Farthouat
Created by	31259 - Dr. Paul Aspell
Updated by	96245 - Mr. Vasco Miguel Chibante Barroso
Date Created	11-JUN-14
Date updated	19-JUN-15

Title

ASIC Design engineer for the CMS GEM front-end electronics.

Description

Working within a team of engineers, and under the guidance of senior CERN engineer, the student will work on the design of VFAT (a CMOS front-end readout chip for modern micro pattern gas detectors). Micro pattern gas detectors (MPGD), in particular gaseous electron multipliers (GEM), which are a recent innovation and front-end readout chips for such detectors are in their infancy. The project is part of the CMS Muon upgrade program.

Skills

Design of analog and/or digital circuits, VLSI design techniques, use of CAD design tools such as Cadence

Disciplines

Electronic Engineering

To edit this project go to https://hrapps.cern.ch/auth/f?p=131:4:::::P4_ID:2462